

Appl. No. 10/625,505  
Amtd. dated March 9, 2006  
Reply to Office Action of December 19, 2005

PATENT

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings of claims in the application:

**Listing of Claims:**

1. (Currently Amended) A method for compiling a design for an integrated circuit, the method comprising:

automatically performing multiple compilations of the design using a series of values for each input parameter in a set of input parameters for the design to generate output values for one or more output metrics;

reporting the output values for the output metrics; and

concluding the compilations when a stopping criteria has been reached, [[.]]

wherein the method produces a table of results of the output metrics for each combination of input parameters used for a compilation.

Claim 2. (Canceled).

3. (Original) The method according to claim 1 wherein:

the method produces a signature of the best configuration of input parameters, for use in future compilations.

4. (Currently Amended) A method for compiling a design for an integrated circuit, the method comprising:

automatically performing multiple compilations of the design using a series of values for each input parameter in a set of input parameters for the design to generate output values for one or more output metrics;

reporting the output values for the output metrics; and

concluding the compilations when a stopping criteria has been reached,

The method according to claim 1 wherein:

Appl. No. 10/625,505  
Amtd. dated March 9, 2006  
Reply to Office Action of December 19, 2005

PATENT

wherein the method produces a metric of average results across a range of input parameters to indicate expected noise or variability.

5. (Original) The method according to claim 4 wherein:  
the metric is used to distinguish gains due to the input parameters from random fluctuation.

6. (Original) The method according to claim 1 wherein:  
one of the input parameters is a random seed or initial configuration parameter.

7. (Original) The method according to claim 1 wherein:  
one of the input parameters is effort level for the compilation tool or a portion of the compilation tool.

8. (Currently Amended) A method for compiling a design for an integrated circuit, the method comprising:

automatically performing multiple compilations of the design using a series of values for each input parameter in a set of input parameters for the design to generate output values for one or more output metrics;

reporting the output values for the output metrics; and

concluding the compilations when a stopping criteria has been reached.

The method according to claim 1 wherein:

wherein one of the input parameters modifies at least one of: a default cost of a given resource for placement, a default soft-limit for fitting or synthesis, and a coefficient indicating the speed versus resource usage optimization for the compilations.

Claims 9-10. (Canceled):

Appl. No. 10/625,505  
Amdt. dated March 9, 2006  
Reply to Office Action of December 19, 2005

PATENT

11. (Currently Amended) A method for compiling a design for an integrated circuit, the method comprising:

automatically performing multiple compilations of the design using a series of values for each input parameter in a set of input parameters for the design to generate output values for one or more output metrics;

reporting the output values for the output metrics; and

concluding the compilations when a stopping criteria has been reached.

The method according to claim 1 wherein:

wherein at least one of the input parameters: defines a level of effort to a register packing algorithm that combines circuit elements in the design into fewer logic elements on the integrated circuit when enabled; is a balancing parameter to technology mapping in synthesis; adds or deletes one optimization algorithm or step from a default CAD flow, or modifies an order in which CAD steps are applied to the integrated circuit; is a choice or specification of an alternate synthesis optimization script; or enables a netlist optimization or physical resynthesis step.

Claims 12-15. (Canceled).

16. (Currently Amended) A method for compiling a design for an integrated circuit, the method comprising:

automatically performing multiple compilations of the design using a series of values for each input parameter in a set of input parameters for the design to generate output values for one or more output metrics;

reporting the output values for the output metrics; and

concluding the compilations when a stopping criteria has been reached.

The method according to claim 1 wherein:

wherein the set of output metrics include at least one of: a measure of the longest delay path in the design; a quantification of logic area or other resource usage of the integrated

Appl. No. 10/625,505  
Amdt. dated March 9, 2006  
Reply to Office Action of December 19, 2005

PATENT

circuit; an estimate of power consumption; and a metric for a number of paths, register-register pairs, IO-register pairs, or register-IO pairs that fail to meet a specified timing constraint.

Claims 17-19. (Canceled).

20. (Original) The method according to claim 1 wherein:  
the set of output metrics includes a minimum slack calculated on the integrated circuit.

21. (Original) The method according to claim 1 wherein:  
the set of output metrics includes a total slack calculated on the integrated circuit.

22. (Currently Amended) A method for compiling a design for an integrated circuit, the method comprising:

automatically performing multiple compilations of the design using a series of values for each input parameter in a set of input parameters for the design to generate output values for one or more output metrics;

reporting the output values for the output metrics; and  
concluding the compilations when a stopping criteria has been reached.

The method according to claim 1 wherein:

wherein the stopping criteria for the method is based on at least one of: exhausting all possible combination of specified input parameters independent of results; a total compile time consumed over all of the compilations thus far; the number of failing timing paths in the circuit; and a statistical calculation of possible success by the method.

23. (Original) The method according to claim 1 wherein:  
the stopping criteria is based on achieving a user's specified constraints.

24. (Canceled).

Appl. No. 10/625,505  
Amdt. dated March 9, 2006  
Reply to Office Action of December 19, 2005

PATENT

25. (Original) The method according to claim 1 wherein:  
the stopping criteria is based on a number of failed constraints in the integrated circuit.

26. (Canceled).

27. (Original) The method according to claim 1 wherein:  
the stopping criteria is based on achieving a minimum worst-case slack in the integrated circuit.

28. (Original) The method according to claim 1 wherein:  
the stopping criteria is based on a total slack in the circuit.

29. (Canceled).

30. (Currently Amended) The method according to claim 1 wherein:  
automatically performing multiple compilations includes using an order of configurations tested is a static schedule pre-calculated by a tool to select the series of values for each input parameter to be used in the compilations.

31. (Currently Amended) The method according to claim 1 wherein:  
the static schedule order of configurations is dynamically modified based on a metric of current distance from the user goals.

32. (Currently Amended) A computer system for automating compilation of a design for an integrated circuit, the method comprising:  
code for automatically performing multiple compilations of the design using a series of values for each input parameter in a set of input parameters for the design to generate output values for one or more output metrics;

Appl. No. 10/625,505  
Amtd. dated March 9, 2006  
Reply to Office Action of December 19, 2005

PATENT

code for reporting the output values of the output metrics; and  
code for concluding when a stopping criteria has been reached, [.]  
wherein the code for reporting the output values further comprises code for  
producing a table of results of the output metrics for each combination of input parameters used  
for a compilation.

33. (Cancelled).

34. (Original) The computer system according to claim 32 further comprising:  
code for producing a signature of the best configuration of input parameters, for  
use in future compilations.

35. (Currently Amended) A computer system for automating compilation of a  
design for an integrated circuit, the method comprising:  
code for automatically performing multiple compilations of the design using a  
series of values for each input parameter in a set of input parameters for the design to generate  
output values for one or more output metrics;  
code for reporting the output values of the output metrics;  
code for concluding when a stopping criteria has been reached; and  
The computer system according to claim 32 further comprising:  
code for producing a metric of average results across a range of input parameters  
to indicate expected noise or variability.

36. (Original) The computer system according to claim 35 wherein the metric  
is used to distinguish gains due to the input parameters from random fluctuation.

37. (Original) The method according to claim 32 wherein:  
one of the input parameters is a random seed or initial configuration parameter.

38. (Original) The method according to claim 32 wherein:

Appl. No. 10/625,505  
Arndt. dated March 9, 2006  
Reply to Office Action of December 19, 2005

PATENT

one of the input parameters is effort level for the compilation tool or a portion of the compilation tool.

39. (Original) The method according to claim 32 wherein:

one of the input parameters modifies a default cost of a given resource for placement.

40. (Original) A method for determining tuning parameters for a CAD algorithm or tool, the method comprising:

performing multiple compilations of a design of an integrated circuit using a series of values for each tuning parameter in a set of tuning parameters;

performing multiple compilations of the design using a series of exogenous parameters;

generating outputs values for one or more output metrics;

reporting the output values of the output metrics; and

concluding efficacy of the tuning parameters in the presence of exogenous noise.